Тёмный

Data Transfer between PC and ZedBoard through UART Interface 

Vipin Kizheppatt
Подписаться 9 тыс.
Просмотров 22 тыс.
50% 1

#DataTransfer #ZedBoard #UART #ImageProcessing
This video how large amount of data can be transferred between your PC and Zedboard through the UART interface. This is demonstrated through a simple image processing application.

Опубликовано:

 

16 окт 2024

Поделиться:

Ссылка:

Скачать:

Готовим ссылку...

Добавить в:

Мой плейлист
Посмотреть позже
Комментарии : 65   
@jokr12334
@jokr12334 3 года назад
Hello, Vipin, your tutorials are very useful! I learned so much from you - and you are good to understand, even, when things get complicated. Today I worked with the tutorial "Data Transfer between PC and ZED Board", I use Realterm for Data Communication. It is a kind fussy to operate - but I got all data without losses, even without the waitstate. Joachim from Germany
@ee4stem134
@ee4stem134 2 года назад
It is a very valuable tutorial about DMA engine and cache memory on Zynq processor. Easy to follow the implementation and very practical.
@duymanhnguyen8302
@duymanhnguyen8302 2 месяца назад
Thank you so much from these lectures, I learned a lot from you and very detailed explanation. I have accidentally found the problem that I trust maybe can improve your system. Almost errors when you transfer data between Pc and Zedboard through UART, that comes from xil_printf, print, or any c command code line who uses UART between Send and Receive Uart. I have did and seen, my totally printf line inside "image file". Because xil_printf, get_char, scanf of Xilinx functions base on Uart protocol. I did commented all xil_printf and no error happends.
@kimleang.
@kimleang. Год назад
Thank you for this great tutorial. Can we display the received image to monitor through Zedboard VGA or HDMI?
@uccoskun
@uccoskun Год назад
wow, amazing video. I will check if youhave more videos like this.
@WenjingSong-b5o
@WenjingSong-b5o Год назад
at 38:26, I did the same thing with same code and image. But I could not see the first 10 values in the terminal. what might be the reason?
@WenjingSong-b5o
@WenjingSong-b5o Год назад
If anyone could help, please reply me thankyou
@beqo006
@beqo006 3 года назад
Great videos...! So you are using a zedboard for this application and hardware specification file is already there but if you use Z7-10 then how to get the hw spec file for this architecture. Is there a video that shows that implementation?
@brahmadevs
@brahmadevs 2 года назад
I have the same doubt as well
@TahaAlars
@TahaAlars 6 месяцев назад
I am using ZUboard, and I have the same doubt as well
@syliaamarouche3386
@syliaamarouche3386 Год назад
Thank you for this great video. Please can you tell me what are the different IP's that you use in your block diagram ? did you use only UARTPs, Axi and zynq or you added an customized IP for reading the grayscal image ? cause when I send the lena bmp 512x512 image from tera term nothing happens.
@Vipinkmenon
@Vipinkmenon Год назад
No other IP
@aneeszuberi1690
@aneeszuberi1690 Год назад
Hi, After allocating the memory dynamically, don’t we need to free it in in the software? Thanks in advance
@juhisingh7654
@juhisingh7654 11 месяцев назад
sir i have artix 7 fpga board so all these program will run on it or not ? specially image processing
@bhanuprakashreddy
@bhanuprakashreddy 2 года назад
hello professor, if we want to do the same thing with edge Artix-7 Fpga board what should we need to select as hardware platform
@TahaAlars
@TahaAlars 6 месяцев назад
I am using ZUboard, and I am not able to add or find the pre-defined hardware for ZUboard 1cg
@shanhewage5166
@shanhewage5166 3 года назад
Hi vipin, it's a great tutorial... So in our project we are using an ultra96-v1 board, in it using jtag cable we can configure to print details in sdk terminal (when creating bsp, we configured uart1)... But we tried to use it with teraterm to transmit data as you have done in the video, but in teraterm terminal, it doesn't return data. So my question, is do we need to use another usb to uart confoguration to transmit data or can we use the uart1 port that comes with jtag cable?
@anjii4520
@anjii4520 4 года назад
This was a really great video. I am working on a similar project on FPGA using diligent Zedboard. I want to transmit a text file containing binary matrix values from PC to FPGA via UART and store the o/p from FPGA in a text file. Can I transfer text files in a similar way as shown in the video or is it not possible to do so?
@Vipinkmenon
@Vipinkmenon 4 года назад
Yes you can. While transferring the file, uncheck the binary option. Also remember through UART data will be coming in ASCII format. So when you send a data say '1', you will be receiving 49 (ASCII of 1). So in software you need to code to convert it to the original number. When sending from board to the PC, the other way. Another easy method is to store the input as a text file in the SD card and read from it and store the output back in the SD card (ru-vid.com/video/%D0%B2%D0%B8%D0%B4%D0%B5%D0%BE-nrEt1RJU5pQ.html)
@anjii4520
@anjii4520 4 года назад
@@Vipinkmenon Thank you for your reply, sir. I will look into SD option as well. I am using C++ language in Vivado HLS. Do I need to modify for ASCII value in my HLS code and in SDK too or the code in SDK only? Currently, I have hardcoded my input, and running it in FPGA device is working. I am trying to transmit input data using MATLAB. Can you give some examples or links I can refer to?
@Vipinkmenon
@Vipinkmenon 4 года назад
Only SDK. From Matlab you will have to save it to a file and use it. For real time transfer will have to use Ethernet interface, which I might discuss later.
@anjii4520
@anjii4520 4 года назад
@@Vipinkmenon thank you. I am trying to do real-time transfer from MATLAB to FPGA via UART. Can you help/recommend some documents or video on this, please.
@anjii4520
@anjii4520 4 года назад
@@Vipinkmenon Sir, can you share the code of this video?
@phantanphat512
@phantanphat512 4 года назад
What a great tutorial! However, could you make a tutorial to send a number from Matlab and display it in LED?
@SangHyun-rx3rx
@SangHyun-rx3rx 2 года назад
Hi Vipin, I am following your tutorial from the beginning. It has worked perfectly fine except this tutorial. I googled it and could not find solution. When I transfer lena.bmp to zedboard through UART interface (teraterm), it always send 16kB and stops. There is no progress no matter how many times I try again. However, zedboard is able to send data to my PC through same interface. I have generated random numbers of 100,000 bytes and saved it to ddr. Then I sent it to my PC through uart and there is no problem init. The only problem is when I try to send data to my zedboard through uart. It always sends first 16kB, and stops sending data. Now, I checked the heap size, and changed it to bigger number, checked baud rate, checked your code and compared with mine. By any chance, do you have any clue with my problem? I could not find solution in google as well. Since it only sends first 16kB, I think there is a problem within my software but cannot find out which is the problem. Also, the first 16kB data that I sent is correct. When I transfer them back to my PC, it is same data.
@Vipinkmenon
@Vipinkmenon 2 года назад
If uart is not working, you can send it through JTAG using the Dow command of xsct interface in SDK (or Vitis) dow -data nameOfYourFile AddressWhereYouWanToStore. In the playlist there is a video on xsct
@SangHyun-rx3rx
@SangHyun-rx3rx 2 года назад
@@Vipinkmenon thanks for your advice. I will check on xsct video and try!!!
@masterlanz1038
@masterlanz1038 Год назад
Sir did the issue got resolved? I don't have much understanding about xsct so I am still following this video but then I don't understand what the issue is
@mohmmedfathy8093
@mohmmedfathy8093 3 месяца назад
i used a separate python script to send the file through UART and it worked
@alexandrosiii5676
@alexandrosiii5676 4 года назад
Can you ask me if this is you doing sending data from outside to PS right?
@foxbat296
@foxbat296 4 года назад
Great explanation, thanks. Can you make a similar tutorial on transferring data using TCP/IP
@Vipinkmenon
@Vipinkmenon 4 года назад
I will
@foxbat296
@foxbat296 4 года назад
@@Vipinkmenon thanks
@Vipinkmenon
@Vipinkmenon 2 года назад
Pls try Xilinx lwIP tutorial. I tried it and is working
@nikolaradakovic5050
@nikolaradakovic5050 3 года назад
How do you enable interrupt mode instead of polled mode?
@mujeevkhan7298
@mujeevkhan7298 Год назад
Kindly make this part in verilog vivado.
@soujanyasr7669
@soujanyasr7669 4 года назад
Here initially while checking if data is received and print starting 10 bytes, the teraterm is closing after transferring around 94000(34%) bytes. Heap size is set as instructed. What might be the reason? Kindly help
@Vipinkmenon
@Vipinkmenon 4 года назад
That is not the issue of heap size. Should be something else. Can you check whether the first 10 bytes still reached the memory? You can reduce the fizesize used in the loop and make it to print it. Make sure the binary box is checked in teraterm
@waleedjubeh5955
@waleedjubeh5955 3 года назад
I have the same problem, did you solve it and how ???
@soujanyasr7669
@soujanyasr7669 3 года назад
@@waleedjubeh5955 no.. I dint try further much
@mohmmedfathy8093
@mohmmedfathy8093 3 месяца назад
i used a separate python script to send the file through UART and it worked
@jajajaj666
@jajajaj666 Год назад
Thanks Vipin❤
@azazhassankhan6603
@azazhassankhan6603 Год назад
Why dont you make a video on sending data from pc to zynq soc using ethernet.
@MrBogothrash
@MrBogothrash 3 года назад
do you have the block diagram in vivado ?
@prasanna5836
@prasanna5836 4 года назад
Sir I need to use ethernet for transferring very huge data from pc to FPGA, and do some processing and transfer the results back to FPGA, I want this to happen simultaneously. Any comments or resources pls help.
@Vipinkmenon
@Vipinkmenon 4 года назад
What is your target board? Zedboard?
@bikramkumarpanda3791
@bikramkumarpanda3791 4 года назад
@@Vipinkmenon sir i have the same question , my target board is zcu102 evaluation. What should i do? Thank you.
@Vipinkmenon
@Vipinkmenon 4 года назад
Check XAPP1305. I will try to make a ps Ethernet interface with standalone os later. All Xilinx Ethernet reference designs.are using Petalinux
@Vipinkmenon
@Vipinkmenon 4 года назад
Also check reference design for the Ethernet MAC IP. You may need to request for separate license to hardware evaluate this IP
Далее
Using Xilinx IP Cores Within Your Design
45:38
Просмотров 20 тыс.
Generating Custom User IP Core in Vivado
52:07
Просмотров 30 тыс.
Using AXI DMA in Vivado
27:49
Просмотров 34 тыс.
Image Processing on Zynq (FPGAs) : Part 1 Introduction
19:39
Hacker's Guide to UART Root Shells
17:40
Просмотров 490 тыс.