Тёмный

edge triggered flip flop 

Aasaan padhaai
Подписаться 76 тыс.
Просмотров 54 тыс.
50% 1

edge triggered d flip flop,edge triggered flip flop,edge triggered flip flop in hindi,digital electronics,aasaan padhaai,aasaanpadhaai,edge triggering,positive edge triggered flip flop,digital electronics lectures,level triggering,d type positive edge triggered flip flop,positive edge triggered d flip flop,triggering of flip flops

Опубликовано:

 

12 сен 2024

Поделиться:

Ссылка:

Скачать:

Готовим ссылку...

Добавить в:

Мой плейлист
Посмотреть позже
Комментарии : 41   
@mrak8948
@mrak8948 3 года назад
oh my god this is the most elaborated video on whole youtube. Subscribed.
@zuhaibulhassan.
@zuhaibulhassan. 3 года назад
In the case of Nand Gate S come at upper side and R at lower side mean S is connected with Qn' and R with Qn you have connected apposite you can check from M Morris Mano Book"Digital Logic and Computer Design" is it so respected Ma'am?
@tehseenabbasbhatti3750
@tehseenabbasbhatti3750 3 года назад
wada wada love you from pakistan from the depth of our hearts abdullah mulla or tehseen
@mohsinvvv
@mohsinvvv 3 года назад
Great madam u r so brilliant teacher! U r the genius! Very nice 👌
@rahulbhaskar474
@rahulbhaskar474 3 года назад
Thanks ma'am very nice explaination. You make this topic easy to understand 👍
@sumanshetty9438
@sumanshetty9438 3 года назад
Very neatly explained.thank u
@404_notfound
@404_notfound 3 года назад
9iceeeeeeeeee...... fixed my puzzled brain 😅
@Suneriins234
@Suneriins234 4 года назад
I watch fulll advertise vidios so that I can support your effort Mam...
@aasaanpadhaai
@aasaanpadhaai 4 года назад
To support my efforts please share my videos to relevant viewers... and watch ads only if u are interested in those ads
@Suneriins234
@Suneriins234 4 года назад
@@aasaanpadhaai Ok Mam....You are genius
@inktober1771
@inktober1771 3 года назад
@@aasaanpadhaai ryt mam
@tehseenabbasbhatti3750
@tehseenabbasbhatti3750 3 года назад
@@Suneriins234 pehlay sy aram ha
@pavanambala8078
@pavanambala8078 3 года назад
Superb explaination
@preetham36
@preetham36 7 месяцев назад
this is the only video in youtube about edge triggered d flip flop, thank you mam🙏🙏🙏
@mr_rawat
@mr_rawat 3 года назад
Digital electronics is hard.. Ma'am : Hold my marker. 😂
@yushmmgamer6867
@yushmmgamer6867 8 месяцев назад
Thanku for ur genuine efforts ma'am that culminates this topic well understood to all
@veerabhadrayyakalacharanti4051
@veerabhadrayyakalacharanti4051 6 месяцев назад
Good content mam explanation is in detail as I refered many other videos
@pramathg272
@pramathg272 Год назад
Very well explained..very smooth..
@AbdullahKhan-hu8fo
@AbdullahKhan-hu8fo Год назад
Nice explanation ma'am 😊
@bipulsingh6232
@bipulsingh6232 2 года назад
awesome but can u make viedeo on edge triger implementation by CMOS
@noshabakhan8389
@noshabakhan8389 Год назад
buhut achi parhati han ap Shukria
@callfordragonsf2122
@callfordragonsf2122 Год назад
Super
@maniys
@maniys 3 года назад
a Big Thank from Sri Lanka :D
@vishveshavelectronicsengin4703
Thank you so much ma'am, was a very clear explanation, but I have a doubt in one of the Cases which is not covered. If we assume the output is in the SET state already and the clock is also high, if we now make D from 1 to 0, the output should still remain in the previous state. But when I tried to do it with the state shown in 14:00 of the video, it didn't work, the output went to RESET. Could you pls explain where I'm going wrong.🙏
@himanshugaur6790
@himanshugaur6790 2 года назад
Great explanation
@inktober1771
@inktober1771 3 года назад
Thnku mam
@yogeshjaanjadiya007
@yogeshjaanjadiya007 4 года назад
Thanq you ma'am
@codeshala8673
@codeshala8673 5 месяцев назад
Very nicely explained
@drishtikurmavanshi7673
@drishtikurmavanshi7673 3 года назад
Thank ma'am.
@utkarshjadhav7979
@utkarshjadhav7979 4 года назад
Thanks a lot
@hansalkothari8826
@hansalkothari8826 3 года назад
thank you mam!!
@soshaldahal4713
@soshaldahal4713 4 года назад
In second nand gates there must be S at top and R below or not ???
@aasaanpadhaai
@aasaanpadhaai 4 года назад
Actually we can do like that but in that case you will gate q=1 when s=0 and r=1
@arnabsen4430
@arnabsen4430 3 года назад
Yeah, even though many text books mark it in that way, its not wrong, it further depends on what gates you used for the final SR latch. But I believe ma'ams approach is more accurate
@biswadeepchakraborty2460
@biswadeepchakraborty2460 3 года назад
very good explanation mam..thanks a lot
@nikhil-do4sk
@nikhil-do4sk Год назад
Nice voice mam ❤
@alighias8159
@alighias8159 2 года назад
keep it up
@20muhammadbilalakmal36
@20muhammadbilalakmal36 3 года назад
ap apna thumnail acha banaia thum sbscribers zada ho ga
@RajuKumar-vg5bj
@RajuKumar-vg5bj 2 года назад
Mam aap kangana Ranaut ki tarah dikhati ho aur aapki aawaz bhi unhi ki tarah hai
@mehmetkaanyildiz18
@mehmetkaanyildiz18 3 года назад
dont name title english if ur video is in hindi please
@prensudangol5539
@prensudangol5539 2 года назад
Exam he mera jaldi batana suscribe ye kya kar le time waste karte ho !!😠
Далее
race around condition in jk flip flop
11:21
Просмотров 29 тыс.
Faites comme moi
00:14
Просмотров 1,3 млн
jk flip flop using nand gates
11:47
Просмотров 70 тыс.
D latch
9:16
Просмотров 702 тыс.
t flip flop in hindi
6:30
Просмотров 30 тыс.
SR latch
12:58
Просмотров 1,9 млн
HOW TRANSISTORS RUN CODE?
14:28
Просмотров 409 тыс.
state reduction in digital electronics
7:26
Просмотров 111 тыс.
Faites comme moi
00:14
Просмотров 1,3 млн