Writing UVM/SystemVerilog Testbenches for Analog/Mixed-Signal Verification 

Thank you professor Charles for this detailed presentation. It clarified many of my questions on enabling a mixed signal simulation using uvm testbench and analog modelling tools.

Mixed language testbench is very challenge，thanks for the course

thanks for the course