An 8-bit multiplier design using shift registers and an adder-accumulator. Implemented in the "Digital" logic simulator.github.com/hneemann/Digital
26 апр 2022