FPGA #22 - Clock Domains, Metastability, and Synchronizers 

A discussion of Metastability and related concepts for FPGA HDL designs.
Verilog and other topics in this video are being discussed in the Nouveau project in this discord: discord.gg/jf73DRZvh5
You can support this channel on Patreon! www.patreon.com/johnsbasement
This video is part of a RU-vid Playlist: ru-vid.com/group/PL3by7evD3F52On-ws9pcdQuEL-rYbNNFB
Documents seen in this video:
en.wikipedia.org/wiki/Metastability_(electronics)
en.wikipedia.org/wiki/Buridan%27s_ass#Application_to_digital_logic:_metastability
An MIT lecture on same topic: ru-vid.com/video/%D0%B2%D0%B8%D0%B4%D0%B5%D0%BE-ZPpuDMk9BOU.html
Music used in this video (Vibe Tracks, Alternate) was downloaded from the RU-vid Audio Library: ru-vid.com_download?vid=16533edffc7d47f9
#fpga

Наука