Тёмный
No video :(

PCIe Architecture: Lecture-1 

PCIe
Подписаться 3,9 тыс.
Просмотров 142 тыс.
50% 1

This video explains the following in the PCIe Protocols
Introduction to PCIe Protocols
Concepts like lane, link, initialization, differential signal, throughput.
PCIe Topology, various components ( Root Complex, End Point ( Legacy End point, Native End Point), Switch etc.
PCIe architecture in terms of logical layers.
Three layers ( transaction layer, link layer and Physical layer).
Task of each layer
Logical Packet flow inside PCIe controller

Опубликовано:

 

22 авг 2024

Поделиться:

Ссылка:

Скачать:

Готовим ссылку...

Добавить в:

Мой плейлист
Посмотреть позже
Комментарии : 80   
@naveen7282
@naveen7282 4 года назад
Very nice explanation. This lecture were telling on LinkedIn for 10k rupees.
@prasadm8441
@prasadm8441 3 года назад
Yes true
@venkatasairam2283
@venkatasairam2283 2 года назад
please tell me course name in linkedin
@venkatasairam2283
@venkatasairam2283 2 года назад
@@prasadm8441 please tell me course name in linkedin
@ryanjohnson4565
@ryanjohnson4565 4 года назад
This is by far the best PCIe explanation I have come across
@vipuljain6986
@vipuljain6986 2 года назад
Thanks Mr. Lovekesh for taking initiative to pass on the knowledge and saving lot of our time and keeping our attention focused during this entire Part.1 video of PCIe. It was very good start for us and to gain enough confidence to start deep diving.
@manognajohn1508
@manognajohn1508 3 года назад
Hi , I am working in VLSI industry. I got PCIE project today. fortunately, I got to know this video. now I got some understanding . Thank you so much.
@gauravkumar-se9qs
@gauravkumar-se9qs 3 года назад
It's a really good video.
@prashanthiprashu4211
@prashanthiprashu4211 5 месяцев назад
can you please explain what is address space , configuration space header types of transaction , what is memory mapped io space , configuration transactions, message transactions??
@Mr_ST_720
@Mr_ST_720 2 года назад
Best explanation till now seen simple to complex clearly explained.. thanks so much
@kalyansumankv
@kalyansumankv 3 года назад
One of the best lectures on PCIe. Thanks
@liamdillon3176
@liamdillon3176 Год назад
Quality presination, as Naveen commented below, i have paid for PCIe training online and this is better.👍
@rajeshhariharan7575
@rajeshhariharan7575 8 месяцев назад
PCIe nicely explained for beginners... Thanks so much.
@kapilkhare6658
@kapilkhare6658 4 года назад
waiting for next lecture on PCIe sir. Please upload soon sir. Want to learn enumaration, power manegment and link initialization concept.
@pcie3823
@pcie3823 4 года назад
Thanks Kapil, I recorded next video just now and will be uploading soon.
@pcie3823
@pcie3823 4 года назад
Hope, these videos are helpful.
@prasadm8441
@prasadm8441 2 года назад
@@pcie3823 very helpful sir. Could you please let us know have you recorded all concepts and upload anywhere. It would be fine even if it’s chargeable please update sir
@108ahah
@108ahah 4 года назад
Very good video. Hope to see more videos coming.
@livechristo
@livechristo Год назад
Very good explanation in detail. Covered all sides of pcie
@vishnupriya6246
@vishnupriya6246 4 года назад
Hello sir. Very good lecture. Easy to understand the concepts. If u provide the PPT or notes with the video it will be very helpful.
@aashris
@aashris 3 года назад
This is such a great video. Very clear explanation! Thanks so much! :)
@tiktikbadboy8586
@tiktikbadboy8586 4 года назад
I am a new engineer and learning the PCIe switch. These are very good material to learn. Very thanks for your support. By the way, considering that you chose to use Notability for the presentation. How about you change to use Good Notes 5. There is a feature "Laster Pen" that allows you to point out something without really draw on your notes. Hope that helps.
@pcie3823
@pcie3823 4 года назад
Thanks a lot for the suggestion. I will explore it.
@user-dd2pn1uj9k
@user-dd2pn1uj9k 7 месяцев назад
Very helpful lectures sir. ❤
@AshokKumar-bf8mv
@AshokKumar-bf8mv 4 года назад
Wonderful lecture sire,,, Thanks a lot..
@muhammadbilalmalik6684
@muhammadbilalmalik6684 Год назад
at 13:26 you are saying that if (ENDPOINT) EP3 has to communicate with EP2, it will go through switch. But I believe that both EPs CAN'T communicate like this, there should be proper transaction from RC(root complex) via core. If any communication has to happen between two EPs then 1st EP will write on certain MEMORY and other EP will read from that. Please correct me if I am wrong. Thanks
@arijitsarkar3551
@arijitsarkar3551 6 месяцев назад
Short and helpful.
@vinayb4599
@vinayb4599 4 года назад
Thank you sir, nice lecture...
@subhamraysingh6715
@subhamraysingh6715 4 года назад
Hi Could please make a video for ltssm States it would be helpful for us
@rahulsutar9042
@rahulsutar9042 3 года назад
well explained thank you
@EngineerAnandu
@EngineerAnandu 19 дней назад
Pls upload more.
@ramakrishnachintha9204
@ramakrishnachintha9204 4 года назад
some topic are missing like transport layer and data link layer and physical layer please upload this topic ........please
@akshaygodase8067
@akshaygodase8067 3 года назад
Awesome! You have saved me! Thanks for this information
@ShopperPlug
@ShopperPlug 2 года назад
Thank You for this lecture.
@darshansatyamurthy
@darshansatyamurthy 4 года назад
Would have loved to listen to basics of LTSSM states too.
@friosminsysnym
@friosminsysnym 2 года назад
very nice
@jyotigulati5624
@jyotigulati5624 4 года назад
Excellent Video
@lakshmi-kb4ww
@lakshmi-kb4ww Год назад
Grt explanation sir, thank you so much, if you can attach the slides or pdf which you were explaining would be helpful for us
@asana.abhyasi
@asana.abhyasi 9 месяцев назад
@PCIe sir, can we get the notes as well? btw, I am indebted to your for this valuable content delivery that too on free platform like youtube. thanks a lot. :)
@krishnanshankarb
@krishnanshankarb 4 года назад
very nice presentation ,...can we get your notes as a pdf or ppt?...Thanks a lot
@gosolotravelling
@gosolotravelling 3 года назад
Great boss. Thanks
@muralikunapureddy8240
@muralikunapureddy8240 4 года назад
Any details about the tutor ?? From college or industry ??
@pcie3823
@pcie3823 4 года назад
Hi Murali, I am from Industry (Bangalore) .
@muralikunapureddy8240
@muralikunapureddy8240 4 года назад
@@pcie3823 may I know your name ??
@pcie3823
@pcie3823 4 года назад
@@muralikunapureddy8240 My name is Lovekesh Gupta
@saishashelge9345
@saishashelge9345 Год назад
Need some testcases on this
@Carlosramirez-he4zi
@Carlosramirez-he4zi 9 месяцев назад
Thank so much !
@saranyas304
@saranyas304 3 года назад
thank you for this video ..!!
@srikantachaitanya6561
@srikantachaitanya6561 2 года назад
Thank you very much .....
@huaxzhang
@huaxzhang 3 года назад
If you type it in instead of write it up, your notes and diagrams would be more readable.
@alannobakht8503
@alannobakht8503 4 года назад
WHat do you mean by "Meaningful 8-bit"? 8/10 bit Encoding is for scrambling, Clock Recovery and maintaining DC Balancing and in fact replacing each scrambled BYTE with 10-Bit code before sending the code on the link right after serializing it.
@pcie3823
@pcie3823 4 года назад
When I say, Meaningful 8-bit, its from user( application layer) perspective. To transmit 8 bit over PCIe link (gen1 and gen2) , 10 bits have to be transmitted ( extra 2 bits are required for PCIe link to function properly as mentioned by you also), But these extra bits reduces the bandwidth to 80% of 2.5 Gb/5.0Gb (for Gen1/Gen2).Just to emphasize on this point, I used that for every 10 bits transmitted over link only 8 bits are meaningful ( for user).
@DineshKumar-nt4dp
@DineshKumar-nt4dp 4 года назад
Hi, Thanks for the video... well explained. I am working on PCIe IP at SoC level and I have topics to be clarified on pcie. is there any Linkedin/google groups available?? so that doubts can be discussed in detail. Thanks.
@raghul1208
@raghul1208 2 года назад
thanks for this
@phanisai22
@phanisai22 4 года назад
Good Job sir, very nice explanation. could you please provide notes link which you prepared soft copy of this video, it will be more beneficial. Thank you very much
@nikhilreddy719
@nikhilreddy719 2 года назад
Is the UPHY (universal physical layer) a part of PCIe controller? Aren't the PCIe controller and UPHY layers different?
@Brigadorski
@Brigadorski 2 года назад
In a single lane, how fast is the data speed? Can the Tx and Rx channels transmit data simultaneously at 2.5 GT/s? Or is the maximum transfer speed only capable on a single channel, Tx or Rx at a given time?
@Brigadorski
@Brigadorski 2 года назад
In PCIe Version 1 on a x1 configuration, the maximum data transfer rate is 160 Gbps (2.5GT/s), but only 2 Gbps (250 MB/s) is encoded serial data?
@sandeepkulkarni4985
@sandeepkulkarni4985 4 года назад
Hi, Thanks for the detailed video. Can i get the document made by you while you were explaining this? It would be very helpful for us to read all information at one place.
@baliparasantosh
@baliparasantosh 2 года назад
Sir, Can you please upload the document (note) you are using in the lecture. It will help to go through it in one go.
@atifjaved81
@atifjaved81 4 года назад
Hi can i receive these notes, Lecture is quite impressive
@raghuramchary9119
@raghuramchary9119 3 года назад
Can we please have the lecture in hindi too ? thanks for the video sir
@omkarsingh1093
@omkarsingh1093 3 года назад
Hi, Thanks for sharing this video. Is it possible to share the docs you have prepared. Also how we are initialsing PCIE from software perspective. Really thank full to you.
@babajan6530
@babajan6530 3 года назад
Thanks
@butterflySpirit717
@butterflySpirit717 3 года назад
Thanks sir ..
@saivarun9677
@saivarun9677 Год назад
Can I please have your notes as a document for all 4 videos? I will help a lot.🙂
@alihamidrezanobakhtirani1675
@alihamidrezanobakhtirani1675 4 года назад
summary & useful Bravo!
@potibundakay1664
@potibundakay1664 3 года назад
What is sideband signals...
@ushapaayasam4326
@ushapaayasam4326 3 года назад
Thank you !!
@suryatejakothakota7742
@suryatejakothakota7742 Год назад
x12 not supported by pcie
@satishkumargupta1320
@satishkumargupta1320 3 года назад
hearty thanks :)
@mkanimozhi
@mkanimozhi 2 года назад
Can you share this PDF as quick reference
@poluajay7627
@poluajay7627 4 года назад
Which pcie generation you took in this video sir ..
@413sekharece
@413sekharece 3 года назад
Is it possible to share the slides ?
@saishashelge9345
@saishashelge9345 Год назад
Please help with that
@venkatas3557
@venkatas3557 3 года назад
Hi Can I get in touch with you ?
@techspecialinformation7746
@techspecialinformation7746 3 года назад
Most boring lecture
@ETSolutions
@ETSolutions 4 года назад
very nice
Далее
PCIe Architecture: Lecture-2
49:41
Просмотров 54 тыс.
The Sneaky Thing About PCI Express - CPU vs. Chipset
5:01
Девочки, у вас тоже так? 💅🏻✨
00:17
would you eat this? #shorts
00:29
Просмотров 1,5 млн
PCI Express Physical Layer
54:59
Просмотров 107 тыс.
OSI and TCP IP Models - Best Explanation
19:20
Просмотров 379 тыс.
Explaining PCIe Slots
11:10
Просмотров 1,9 млн
The Clever Way to Count Tanks - Numberphile
16:45
Просмотров 1 млн
Pcie (pci express) interview
54:51
Просмотров 6 тыс.
CAN Protocol Explained | Controller Area Network
12:09
I forced EVERYONE to use Linux
22:59
Просмотров 415 тыс.
PCIe Architecture : PCIe Enumeration
58:29
Просмотров 45 тыс.
Девочки, у вас тоже так? 💅🏻✨
00:17