Тёмный
TechVedas .learn
TechVedas .learn
TechVedas .learn
Подписаться
Purpose of this channel:- During my Master's I realize the problem of limited resources and tutorials on the internet specifically in the field of Embedded System. I am sure you can also relate to this problem and might have already faced it while looking for some specific topic/tutorial related to Embedded System.
This platform is an attempt to identify such untouched topics and concepts which are known to be the fundamentals and building blocks for Embedded System and make them easy to understand with the knowledge and experience which I have gained working with various MNCs.
You can check out various playlists already made available on this channel for example Fundamentals of Embedded System, C Programming Language Tutorials, CAN Protocol, and Unified Modeling Language (UML).

I deeply appreciate the support so far you have provided to this channel :)
Thank you...
Types of Software Testing
5:45
Год назад
Optimized Bubble Sort Algorithm
2:37
Год назад
Bubble Sort Algorithm
5:22
Год назад
Hex file | Intel hex file format
5:47
4 года назад
Комментарии
@User-pi3nf
@User-pi3nf 9 дней назад
Thank you, very useful
@SumitDavdra
@SumitDavdra 23 дня назад
How to see those file in windows? .s .o etc
@ltlt6117
@ltlt6117 28 дней назад
Hi how I can move or copy data from a 16bit buffer to an 8 bit buffer?
@alguieninconforme
@alguieninconforme 28 дней назад
YO ME VOID👀👀👀
@jonahst.hilaire7216
@jonahst.hilaire7216 Месяц назад
Why is the output pulled to ground when a gate voltage is applied and nothing is connected to drain?
@NewBeeHardwareEngineer
@NewBeeHardwareEngineer Месяц назад
Nice!
@BMS2833
@BMS2833 Месяц назад
Super bro
@user-ih7ye3wr1z
@user-ih7ye3wr1z Месяц назад
very informative my 5 year old son got graduated using ur tips😳😘😘😘
@nissingh162
@nissingh162 Месяц назад
Yast Chutiya Patrakaar Jo Ghushyaha party ko Jhole hun Yiniharu ko interview Nadinu hola. Yee partrkaar Haru GORU, BHENDA hun.
@rammuga1341
@rammuga1341 2 месяца назад
Brother.... Beautiful explanation. Learnt lot... God Bless you. Thanks
@shaikhkamil6499
@shaikhkamil6499 2 месяца назад
Figer galat banai hy 1,pin no ¹ per graond hy Jabkh pin 8 per graond hy students canfuz ho jaengy
@umeshjaybhaye3681
@umeshjaybhaye3681 2 месяца назад
thank you so much. it's an excellent tutorial
@bennguyen1313
@bennguyen1313 2 месяца назад
Are most big companies using the SCRUM / Kanban methodology (or framework) to satisfy the AGILE/Waterfall/V-Model philosophy (SDLC) ? I'd like to move away from a rapid-prototype environment to something more formal in order to develop high quality/safe products containing embedded software.. for ANY industry.. Aerospace (like Lockhead's SEAL Level X, Boeing , DDPMAS, DAL A to E etc) , Medical or Nuclear industries.. even Automtovie. I'd love to see a trivial project example that shows all the steps and outputs. For example, assuming I document the process on how the code is generated, what constitutes proof that it's safe? Static Analysis? Code Coverage - Statement (Level C), Decision (Level B), MCDC (Level A)? Who defines the unit tests? I imagine there are differences between the industries.. FAA : DO-178X , DO 331 , ARP4754A , ED-12C FDA : 13485 , ISO14971 , IEC 62304 , SaMD and DOE Nuclear : 414.1x, (Automotive : 26262) but what are the typical tools/software needed, and the typical document/artifacts in the various stages of the software life cycle? I saw a good video by CEMILAC Education Program "Airborne Software Development & Certification Process" and it's a bit overwhelming: Requirement Management - (IBM Ration) DOORS, JAMA, Xebrio, rmtoo florath , doorstop-dev / doorstop , reqview Static Structural Source Code Analysis - Parasoft, PolySpace, CodeSonar, horusec , SonarCloud, veracode PREFast, TBrun, LDRA Dynamic Analysis / Modified Condition/Decision Coverage (MC/DC) - VectorCAST, RapiTest Traceability Tools: Reqtify , Polarion , McCabe Configuration Management / Storage and Version Control System - Git, SourceSafe, Mercurial, MS TFS, ClearCase QA / ALM- Helix ALM for Managing Artifacts, Establishing Traceability, Documenting / Enforcing Processes, etc (I)V&V / Unit Test Automation - VectorCAST, LDRA Testbed , Mathworks Simulink DO Qualification Kit Continuous Integration / CD - Continuous Delivery/Deployment - Jenkins, Bamboo, or GitLab CI/CD And what is the general attitude towards open source software (ex. FreeRTOS) and code-generation tools (ex. ST's Cube MX)? Also, how do CPLD and FPGAs fit in to the embedded software picture.. since not exactly software nor hardware, since they are programmable devices written in an programming language like VHDL , (system) verilog , Amaranth HDL ? How would DO-254 apply to HDLs?
@user-ei7nb7eh1b
@user-ei7nb7eh1b 2 месяца назад
Need more programs
@keerthihhonakeri4353
@keerthihhonakeri4353 2 месяца назад
Perfect!
@amruthasoukhya4018
@amruthasoukhya4018 3 месяца назад
Great video ❤
@zvikomboreromurahwi7983
@zvikomboreromurahwi7983 3 месяца назад
You were very clear - Many thanks !
@lehaswinipalla3365
@lehaswinipalla3365 3 месяца назад
helpful
@tamlandipper29
@tamlandipper29 3 месяца назад
Great quick summary. Thanks. I'm sorry RU-vid isn't feeding you more hits!
@y_x2
@y_x2 3 месяца назад
UART are not rated in baud/sec but bits/sec!!!
@mittakolavaishnavi2166
@mittakolavaishnavi2166 4 месяца назад
Very clear thank u😊
@samuwall
@samuwall 4 месяца назад
At 1:56 I don't understand how the P-MOS can be activated by the 1. If '1' is logic high (3.3V/Vcc), then the voltage of the gate relative to the source (Vgs) is simply 0, and the P-MOS is not conductive. To activate the P-MOS, Vgs needs to be negative -- that is, the gate voltage would need to be logic low (0V/GND) while the source voltage is 3.3V/Vcc, meaning Vgs = -3.3V. And again, at 2:21 , if there is 0V on the gate of the P-MOS, the P-MOS will activate due to the negative Vgs, which means both mosfets will activate and Vcc and GND will be 'shorted' by the connected drains. What am I missing?
@nebcoding
@nebcoding 4 месяца назад
too good
@kps5570
@kps5570 4 месяца назад
can you send the ppt bro?
@twansanders4442
@twansanders4442 4 месяца назад
very nice content!!!
@rangolibyrutujapednekar964
@rangolibyrutujapednekar964 4 месяца назад
Kya bol raha hai re kuch samajh nahi aa raha hai 😡😡
@JohnCARD-xz1pl
@JohnCARD-xz1pl 4 месяца назад
East an oppium imsze 😅mnxx.cp
@JohnCARD-xz1pl
@JohnCARD-xz1pl 4 месяца назад
Nxcoxnxxpotn
@JohnCARD-xz1pl
@JohnCARD-xz1pl 4 месяца назад
BiG9.514
@JohnCARD-xz1pl
@JohnCARD-xz1pl 4 месяца назад
Cuu😊
@GPT-things2
@GPT-things2 5 месяцев назад
Use XOR if .. interviewer ask without temporary and arithmetic operation
@akhilkr100
@akhilkr100 5 месяцев назад
Great
@frozengaming3776
@frozengaming3776 5 месяцев назад
Very helpful
@nachiketathakur697
@nachiketathakur697 5 месяцев назад
Well explained. Thank you.
@archsprite
@archsprite 5 месяцев назад
god amongst men
@sobhanbabu1721
@sobhanbabu1721 5 месяцев назад
yahhh i think embedded system is better then to full stack java and python
@BEA5T-FF
@BEA5T-FF 4 месяца назад
Bruh Python is way easier
@shutup96
@shutup96 6 месяцев назад
Don't teach the wrong, multimaster mode is possible in spi and we can also use spi with only two pins
@vipinbajaj3028
@vipinbajaj3028 6 месяцев назад
Bc pura suljha hua uljha diya😅😅
@harshjadhav9252
@harshjadhav9252 6 месяцев назад
Oh god! Fucking love you!!!
@sarvaghnag8226
@sarvaghnag8226 6 месяцев назад
can u please share the ppt's
@sarvaghnag8226
@sarvaghnag8226 6 месяцев назад
can please share the pdf ?
@nasiru25
@nasiru25 6 месяцев назад
Unit testing and integration testing is not for validation testing it's for verification
@texpex785
@texpex785 7 месяцев назад
Helpful content. Thank you 🙏
@arunasavyasachi5617
@arunasavyasachi5617 7 месяцев назад
Thank you so much 🙂
@heloisal.zimmer8817
@heloisal.zimmer8817 7 месяцев назад
Thank you! Explained everything in a simple and clear manner, very beginner friendly. Will subscribe!
@user-vz6ek8mt8f
@user-vz6ek8mt8f 7 месяцев назад
Give me your contact
@hindistatus200
@hindistatus200 7 месяцев назад
nind aagyi yr
@mud_mirror_colours1933
@mud_mirror_colours1933 7 месяцев назад
Thank you so much sir... very helpful information 😊
@franktran3967
@franktran3967 7 месяцев назад
Hi everybody, I have a Honda civic 2010 coupe is false error link when I setup ODB2 scan then I probed CAN-H and CAN-L look ok but L-line is a straight line 9 volt dc, it has no wave form during ignition is on or engine is running. I am not sure what it should look like before I continue to chase it down to find the problem. Anyone has any suggestion please!!! thank you every much. I don't want to bring it to the shop or dealer because the value of my car might be cheaper than the cost to repair.
@user-jg6xs5pg6j
@user-jg6xs5pg6j 7 месяцев назад
superb explanation
@user-sb2lb9ym7b
@user-sb2lb9ym7b 8 месяцев назад
bro, you are prefect at explaining, I learned can bus Amazingly by your videos even though they haven't subtitle; niceeeeeeeeeeeeeee
@jntkumar10
@jntkumar10 8 месяцев назад
Can u plz also explain the how to develop driver for these protocol