Analog Design interview_ What is the steady state voltage at source terminal 

There is one small calculation mistake at the end,
Vx will be 1.25 V and Vs will be 0.75V..Thanks
Analog Design Interview/Screening Test questions for Texas Instrument ,Micron Technology, ST Microelectronics, Synopsys, Steradian semiconductor, NXP Semiconductor, Analog Devices, Intel, Samsung etc.
#inductor
#analog_circuits
#texasinstruments
#opamp
#analogdesign
*You can join our Telegram group for solve your doubts/get prep materials/discussion-
t.me/+SKZ-Dksf-cdhNjFl
All important interview question-
*Analog Design Engineer Interview Question:
• Find small signal Vo f...
*You can connect with me on LinkedIn- / amitbarju2023