Тёмный

How to use vivado for Beginners | Verilog code | Testbench | Schematic View 

Anand Raj
Подписаться 4,1 тыс.
Просмотров 113 тыс.
50% 1

Hi friend
in this video you will able to leran how to use Vivado ,you can learn writing module and testbench. do simulation verify the module,view schematic etc
for more video like this watch below
👉verilog code for binary to gray converter with testbench and viceversa in Questasim
• verilog code for binar...
👉verilog code for exor gate using nand gate | Structural Modelling style in questasim
• verilog code for exor ...
👉Free online Verilog Simulator | EDA PLAYGROUND
• Free online Verilog Si...
👉How to use Questasim for Beginners | Schematic View | TestBench
• How to use Questasim f...
#plz_subscribe_my_channel #verilog
what is vivado,how do i run vivado,vivado, vivado tutorial, vivado tutorial,

Опубликовано:

 

18 янв 2021

Поделиться:

Ссылка:

Скачать:

Готовим ссылку...

Добавить в:

Мой плейлист
Посмотреть позже
Комментарии : 86   
@ArjunNarula1122
@ArjunNarula1122 2 года назад
Verilog projects playlist ru-vid.com/group/PLUn6cqainH8jZxS3ppSGPi3rNScz9cFZf
@anandrajofficial1
@anandrajofficial1 2 года назад
thank you all for love❤ ,keep supporting and keep liking & subscribing🙏.
@ArjunNarula1122
@ArjunNarula1122 2 года назад
ru-vid.com/video/%D0%B2%D0%B8%D0%B4%D0%B5%D0%BE-pTk1H50e8bI.html
@balajis5170
@balajis5170 Год назад
great video covering all basics
@anandrajofficial1
@anandrajofficial1 Год назад
Thank you,plz keep supporting
@racram0444
@racram0444 11 месяцев назад
Thank you for this :)
@Jhon0034
@Jhon0034 2 года назад
ty for this job
@moviesera5250
@moviesera5250 3 года назад
Thanks my brother becoz of u i understood clear picture of using vivado I'm ur new subscriber
@anandrajofficial1
@anandrajofficial1 3 года назад
I am really very happy to hear this. Thank you for comment. Happy learning.
@moviesera5250
@moviesera5250 3 года назад
Bro I had some doubts in structural modelling can I get a video on it
@anandrajofficial1
@anandrajofficial1 3 года назад
@@moviesera5250 ru-vid.com/video/%D0%B2%D0%B8%D0%B4%D0%B5%D0%BE-6TS8dozKXBs.html This xnor gate designed using nand gate in structural modelling design style. If u didn't understand plz do comment.
@kabandajamir9844
@kabandajamir9844 Год назад
So nice thanks crystal clear illustrations thanks
@anandrajofficial1
@anandrajofficial1 Год назад
Keep learning 🙏🎉
@jeffrinwilfred1887
@jeffrinwilfred1887 День назад
Thanks
@mdfaizan1887
@mdfaizan1887 Год назад
Nice video ! this helped me a lot
@anandrajofficial1
@anandrajofficial1 Год назад
Thank you for comment 🙏.
@zizo8737
@zizo8737 2 года назад
Brilliant
@anandrajofficial1
@anandrajofficial1 2 года назад
Thank you
@mangapathiraju7198
@mangapathiraju7198 3 года назад
very nice...
@anandrajofficial1
@anandrajofficial1 3 года назад
Thank you
@user-ly2gg7si4x
@user-ly2gg7si4x 2 года назад
thank you so much, I have a one question what is the purpose of clock ?
@anandrajofficial1
@anandrajofficial1 2 года назад
Cloçk in digital circuit used to synchronize the element so that it can work properly.
@ylakshmichandra9181
@ylakshmichandra9181 6 месяцев назад
I have a "Xilinx ZYNQ XC7Z010" board, sir. I'm new to Verilog; which board should I choose under Boards in the software? I'm using the Vivado 2021.2 programme.
@anandrajofficial1
@anandrajofficial1 6 месяцев назад
During project creation it will give you option to select parts and board , select board and search for your FPGA board or after selecting parts you have to search for xc7z010. You will get it
@shanmukharaobudumuru4471
@shanmukharaobudumuru4471 2 года назад
Sir If we want to display something in xilinix using verilog code ( like just writing hello world ) where can we see the display output in xilinix
@anandrajofficial1
@anandrajofficial1 2 года назад
Console panel is there
@VinayKumar-vi8bn
@VinayKumar-vi8bn 2 года назад
While adding source vivado stucking no matter what the time taking, how to add source pls give a solution
@rsf2671
@rsf2671 Год назад
Sir one verilog code for register.
@DAEC_ShreyaS
@DAEC_ShreyaS Год назад
While runing simulation in test bench I will get as invalid top module wt shld i do
@anandrajofficial1
@anandrajofficial1 Год назад
Check module name
@valobhediya
@valobhediya 3 года назад
Can you please give me link to download this Xilinx Vivado please?
@anandrajofficial1
@anandrajofficial1 3 года назад
www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive.html
@monsoonmallick9333
@monsoonmallick9333 Год назад
Which edition of vivado is used ??
@anandrajofficial1
@anandrajofficial1 Год назад
May be 2017 but it is the same for all versions
@caleb7799
@caleb7799 10 месяцев назад
Thanks for the easy to follow tutorial!
@anandrajofficial1
@anandrajofficial1 10 месяцев назад
You're welcome!
@waelnour7147
@waelnour7147 Год назад
لو سمحت كلمة reg تظهر كلمة عادية وليست ملونة بالاحمر او الأزرق ؟!
@lambroshalatsis6075
@lambroshalatsis6075 Год назад
When I press schematic it opens a package window and a Device window and not a schematic window what do I do ?
@anandrajofficial1
@anandrajofficial1 Год назад
it does not happened with me so i exactly can't say anything what is issues,plz search in google.you may find solution.
@yashviya3698
@yashviya3698 Год назад
Sirrrr....I want link to download it....can u plss give...tommorow is my practical exam
@anandrajofficial1
@anandrajofficial1 Год назад
www.xilinx.com/support/download.html go to this link , select the version and then click on Xilinx Unified Installer 2022.2: Windows Self Extracting Web Installer . create account and then download
@riyazbajishaik1596
@riyazbajishaik1596 7 месяцев назад
Thanks for the video sir. Sir, When I run the simulation it is taking forever. It is basically stuck in run. Do you have any idea about this?
@anandrajofficial1
@anandrajofficial1 7 месяцев назад
In test bench plz give $finish(); Before endmodule
@riyazbajishaik1596
@riyazbajishaik1596 7 месяцев назад
@@anandrajofficial1 Sir, Thanks for the quick reply. I did not include the test bench code. I was thinking of giving inputs through the available Force constant option after running the simulation.
@anandrajofficial1
@anandrajofficial1 7 месяцев назад
@@riyazbajishaik1596 then i think you have to stop simulation intentionally
@rookiegamer4657
@rookiegamer4657 10 месяцев назад
how to change font size in vivado text editor
@anandrajofficial1
@anandrajofficial1 10 месяцев назад
Go to Tools->Settings then popup will come.in left side Tool Settings option will be there. In Tool Settings->Text Editor then expand text editor ->Fonts and colors then see right left size option is there. Then as per your comfort increase size. In short Tools->Settings->Text Editor->Fonts and colors Then check top right side size option
@menoxes1626
@menoxes1626 10 месяцев назад
does #10 mean wait for 10ns??
@anandrajofficial1
@anandrajofficial1 10 месяцев назад
No it's not wait time, it's like first test input will be generated at 0 time and will continue till next time, now as it 10 hence previous test vector will be till 10ns and continue till next time
@nagasreevardhansharma722
@nagasreevardhansharma722 Год назад
Sir is it applicable to 2022 version?? Please 🙏 reply
@anandrajofficial1
@anandrajofficial1 Год назад
Yes
@nagasreevardhansharma722
@nagasreevardhansharma722 Год назад
@@anandrajofficial1 thank you 🙏🙏❤very much sir for replying From Telangana, hyderabad
@anjalin7935
@anjalin7935 2 года назад
Hello it's taking too long to a create new project, is there any way I can fix it?? Kindly let me know if any..
@anandrajofficial1
@anandrajofficial1 2 года назад
Due to less RAM In pc,same happened with my pc too,. How much RAM ur pc have? If you want to do simulation only ,you can try with edaplayground.
@anjalin7935
@anjalin7935 2 года назад
@@anandrajofficial1 PC RAM is 8gb, actaully I needed to work on a project and I used to do small works on Icarus but I'll try once on edaplayground. Thank you!!
@anandrajofficial1
@anandrajofficial1 2 года назад
@@anjalin7935then it should work fine.for project vivado will be good.i don't know why it is slow in ur system.
@kushalgourgonda3890
@kushalgourgonda3890 10 дней назад
Hiii sir please u can send me link 💕
@mihiram592
@mihiram592 2 года назад
Critical error message during simulation
@anandrajofficial1
@anandrajofficial1 2 года назад
I am not familiar with this error please search in google you may get soln
@debabratobanik2103
@debabratobanik2103 3 года назад
Which simulator is best and free for beginners for verilog hdl ??
@anandrajofficial1
@anandrajofficial1 3 года назад
Eda simulator and iverilog in my knowledge
@siddharthst2712
@siddharthst2712 2 года назад
u can use intel quartus prime lite with modelsim intel fpga starter edition , both of which are free
@Nithish2604
@Nithish2604 6 месяцев назад
Sir after installing this , how much of space it occupied overall? I have only 80gb free disk space , can i download or not😢
@anandrajofficial1
@anandrajofficial1 6 месяцев назад
if you want to only simulate on device like zedboard or then 55-60gb but if u want to go for different series like ultrascale and plus then 75gb
@Nithish2604
@Nithish2604 6 месяцев назад
@@anandrajofficial1 it's just to learn the vivado tool recommended by my college is there any alternative tool to learn verilog with less memory is available? Pls show me some way!
@anandrajofficial1
@anandrajofficial1 6 месяцев назад
@@Nithish2604 try vivado with lower version like 2017 below , and during installation don't select ultrascale , ultrascale plus and SoC device to reduce memory
@Nithish2604
@Nithish2604 6 месяцев назад
@@anandrajofficial1 ok sir thanks for replying
@pavanm6078
@pavanm6078 Год назад
how can I change the font size here???
@anandrajofficial1
@anandrajofficial1 Год назад
Tool->option->fontmenu
@pavanm6078
@pavanm6078 Год назад
@@anandrajofficial1 thank you
@anandrajofficial1
@anandrajofficial1 Год назад
@@pavanm6078 most welcome
@TravelandAdventure496
@TravelandAdventure496 3 месяца назад
link please
@anandrajofficial1
@anandrajofficial1 3 месяца назад
Already somewhere in the comments
@narsireddy_1
@narsireddy_1 4 месяца назад
Link sir
@anandrajofficial1
@anandrajofficial1 4 месяца назад
www.xilinx.com/support/download.html
@maryamwaseem8633
@maryamwaseem8633 7 месяцев назад
Version kon sa hai? 14.7 ya 14.2
@anandrajofficial1
@anandrajofficial1 7 месяцев назад
2017.4
@maryamwaseem8633
@maryamwaseem8633 7 месяцев назад
Mtlb
@maryamwaseem8633
@maryamwaseem8633 7 месяцев назад
Istra btay 14.7 ya 14.2
@anandrajofficial1
@anandrajofficial1 7 месяцев назад
@@maryamwaseem8633 17.4 www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive.html
@maryamwaseem8633
@maryamwaseem8633 7 месяцев назад
Ya xilinx hi hai ?
@electroveda
@electroveda Год назад
Thanks
Далее
Xilinx Vivado to Design NOT, NAND, NOR Gates.
17:12
Просмотров 20 тыс.
D3 LiXiang L6 Машина Года 2025?
15:14
Просмотров 307 тыс.
The moment we stopped understanding AI [AlexNet]
17:38
Просмотров 866 тыс.
Can water solve a maze?
9:09
Просмотров 13 млн
The Clever Way to Count Tanks - Numberphile
16:45
Просмотров 800 тыс.
The best way to start learning Verilog
14:50
Просмотров 113 тыс.