Packaging Part 6 - Wafer to Panel Level Packaging 

References:
[1] Gotro, J. (2018, March 18). Polymers in electronic packaging: Introduction to fan-out wafer level packaging. Retrieved March 01, 2021, from polymerinnovat...
[2] Panel level packaging. (n.d.). Retrieved March 01, 2021, from www.ulvac.co.j...
[3] G erven, P. (2017, January 19). Euv for dummies. Retrieved March 01, 2021, from bits-chips.nl/... for-dummies/
[4] Fraunhofer IZM, Volker Mai, Fan-out wafer- panel level packaging. (2019, February 07). Retrieved March 01, 2021, from www.izm.fraunh...
[5] LAPEDUS, M. (2019, March 03). Fan-out wars begin. Retrieved March 01, 2021, from semiengineerin...
[6] Kumar, Aditya & Dingwei, Xia & Sekhar, Vasarla & Lim, Sharon & Keng, Chin & Sharma, Gaurav & Vempati, S.R. & Kripesh, Vaidyanathan & Lau, John & Kwong, Dim-Lee. (2009). Wafer Level Embedding Technology for 3D Wafer Level Embedded Package. Proceedings - Electronic Components and Technology Conference. 1289 - 1296. 10.1109/ECTC.2009.5074177.
[7] Braun, T., Becker, K.-F., Hoelck, O., Voges, S., Kahle, R., Dreissigacker, M., & Schneider-Ramelow, M. (2019). Fan-Out Wafer and Panel Level Packaging as Packaging Platform for Heterogeneous Integration. Micromachines, 10(5), 342. MDPI AG. Retrieved from dx.doi.org/10.3...
[8] Happich, J. (2015, June 26). Wafer-level packaging is not enough, SAY OSATS. Retrieved March 01, 2021, from www.eenewseuro...
[9] Fan, X. (2010). Wafer level packaging (WLP): Fan-in, fan-out and three-dimensional integration. 2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE), 1-7.
[10] Yuan, J., Jeung, W., Lim, C., Park, S., Kweon, Y., & Yi, S. (2008). A low-cost through via interconnection for ISM WLP. Microsystem Technologies, 15, 1273-1277.
[11] Verizon Wireless Motorola RAZR V3m - Silver. (n.d.). Retrieved March 1, 2021, from www.amazon.com...
[12] IPhone 5s - Technical Specifications. (n.d.). Retrieved March 01, 2021, from support.apple....
[13] Fraunhofer IZM, Volker Mai, Fan-out wafer- panel level packaging. (2019, February 07). Retrieved March 01, 2021, from www.izm.fraunh...
[14] Lee, C., Bondur, T., & Ranjan, M. (2017, April 3). Technology and economic considerations for panel-level fan-out packaging. Retrieved March 01, 2021, from blog.lamresear...
[15] T. Braun et al., "Panel Level Packaging - A View Along the Process Chain," 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2018, pp. 70-78, doi: 10.1109/ECTC.2018.00019.
[16] Fraunhofer IZM, Volker Mai, Fan-out wafer- panel level packaging. (2019, February 07). Retrieved March 01, 2021, from www.izm.fraunh...
[17] Braun, T. Fraunhofer IZM (2015). Opportunities and Challenges for Fan-out Panel Level Packaging (FOPLP). In SiP Global Summit. Taipei, Taiwan. Retrieved from docplayer.net/....