Тёмный

Variables & Values - Verilog Fundamentals 

Metaphysics Computing
Подписаться 2 тыс.
Просмотров 380
50% 1

Опубликовано:

 

7 сен 2024

Поделиться:

Ссылка:

Скачать:

Готовим ссылку...

Добавить в:

Мой плейлист
Посмотреть позже
Комментарии : 6   
@TooSlowTube
@TooSlowTube Год назад
So far, I'm much more lost than I expected to be :) I guess the specific software setup was what was covered in the previous video? It would be good to summarize that in the video description, and maybe add a link, as that seems to be essential to following this one. The title of that one made me think it was some sort of discussion of the various tools available, so I hadn't watched it yet. FWIW, I've only used Quartus and a text editor, before.
@metaphysicscomputing
@metaphysicscomputing Год назад
Thanks for watching this one! In this series, the focus is more on the language and the simulation aspect of Verilog. Quartus is more tooled towards programming a FPGA chip with your design. I think something like ModelSim (Questa) would be a good alternative to the setup I went over in the Tools video. This series is setting up for a future SystemsVerilog course I want to create. It's aiming to be tool independant and targeting broad skills used in the industry. P.S. I plan on putting out more DE10-nano content soon as well, so stay tuned for that!
@TooSlowTube
@TooSlowTube Год назад
@@metaphysicscomputing Thanks. I don't personally have any interest in learning simulation, but I'd probably have started with Modelsim, yes, because it's an option when you download Quartus. I'll look forward to the SystemVerilog course and more about the DE10-Nano though.
@metaphysicscomputing
@metaphysicscomputing Год назад
The only selling point I have for simulation is faster development cycles due to no waiting for the FPGA to program! Simulation will let you rapidly develop your design before you work on putting it onto a chip. 😁 In any case, I still appreciate you supporting the channel. I will have more FPGA content soon this year! 👍
@TooSlowTube
@TooSlowTube Год назад
@@metaphysicscomputing Yes, I can see how it's needed for people working in the industry. Some of your audience on RU-vid will just be amateurs, tinkering with electronics though, like me :) I'm currently focused on learning enough Verilog to make things with it, and want to debug them by trying it on the actual hardware. Learning simulation as well just seems like a distraction, because I really haven't got very far with learning Verilog, yet. I'll look forward to your new FPGA content 🔔
@TooSlowTube
@TooSlowTube Год назад
@@metaphysicscomputing Have you looked at the DE10-Lite? I just got one recently. That seems like a good board to teach with because it's fairly affordable, but still does quite a lot. It has seven segment LED displays too, like the DE0, DE1 and DE2. I seem to remember you expressing frustration at the lack of one on the DE10-Nano boards. It has a VGA output too, which is probably a bit easier to get to grips with than HDMI. It's just a plain FPGA, not a SoC one, but there's an Arduino shield header, like on the DE10-Nano, and ADCs built into the FPGA chip (8 inputs in total, but two of them require soldering) . It has about half the LEs of the DE10-Nano, and is arguably less value for money, but it's a smaller investment for a beginner or a student. I've found the DE10-Nano a bit overwhelming, really. I tried to look into the ARM and bridge side of it, but that was just another distraction from learning Verilog, and I concluded that using the bridge fabric puts compilation times up so much that it's barely worth the trouble, for my purposes. The ARM part and Linux works as a way to load saved images from the SD card, but beyond that, I don't really feel the need for it, at the moment.
Далее
Modules - Verilog Fundamentals
21:22
Просмотров 297
Gate-Level Modeling - Verilog Fundamentals
24:31
Modus males sekolah
00:14
Просмотров 11 млн
100+ Computer Science Concepts Explained
13:08
Просмотров 2,5 млн
TCP Client Deep Dive - Network Programming
23:30
Dataflow Modeling - Verilog Fundamentals
36:51
If __name__ == "__main__" for Python Developers
8:47
Просмотров 400 тыс.
the TRUTH about C++ (is it worth your time?)
3:17
Просмотров 692 тыс.
Error handling - Network Programming
10:42
Просмотров 110
COBOL Course - Programming with VSCode
1:17:04
Просмотров 201 тыс.
Understanding and implementing a Hash Table (in C)
24:54