Visit my Website to see all my placement courses. You can simply follow my placement courses for the preparation of placements in Analog VLSI Domain. himanshu-agarwal.netlify.app/
if any of the mos is in cutoff region then there is no flow of current so other transistor has to be in linear not in sat. so in linear region we can replace mos with r ( analyse the current eq for more understating )
